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Abstract
It is shown that the fault testing for quantum circuits does not follow conventional classical techniques. If prob-
abilistic gate like Hadamard gate is included in a circuit then the classical notion of test vector is shown to fail. We
have reported several new and distinguishing features of quantum fault and also presented a general methodology for
detection of functional faults in a quantum circuit. The technique can generate test vectors for detection of different
kinds of fault. Specific examples are given and time complexity of the proposed quantum fault detection algorithm is
reported.
1 Introduction
Since the introduction of quantum computation several protocols (such as quantum cryptography, quantum algorithm,
quantum teleportation) have established quantum computing as a superior future technology. Each of these processes
involves quantum circuits, which are prone to different kind of faults. Consequently it is important to verify whether the
circuit hardware is defective or not. The systematic procedure to do so is known as fault testing. Normally testing is done
by providing a set of valid input states and measuring the corresponding output states and comparing the output states
with the expected output states of the perfect (fault less) circuit. This particular set of input vectors are known as test
set [9]. If there exist a fault then the next step would be to find the exact location and nature of the defect. This is known
as fault localization. A model that explains the logical or functional faults in the circuit is a fault model. Conventional
fault models include (i) stuck at faults, (ii) bridge faults and (iii) delay faults. These fault models have been rigorously
studied for conventional irreversible circuit. But with the advent of reversible classical computing and quantum computing
it has become important to enlarge the domain of the study on test vectors. In the recent past people have realized this
fact and have tried to provide good reversible fault models [8, 10, 13] which are independent of specific technology. The
existing reversible fault models are
1. Single missing gate fault (SMF) where a single gate is missing in the circuit.
2. Multiple missing gate fault (MMGF) where many gates are missing in the circuit.
3. Repeated gate fault (RGF) where same gate is repeated consecutively many times.
4. Partial missing gate fault (PGF) which can be understood as a defective gate.
5. Cross point fault [13] where the control points disappear from a gate or unwanted control points appear on other
gate.
6. Stuck at fault model which includes single stuck at fault (SSF) and multiple stuck at fault (MSF) for zero and one
respectively.
These works are concentrated on circuits composed of gates from NCT, 1and Generalized Toffoli gate libraries which are
part of Maslov's benchmark [7] but it all work in the domain of classical reversible circuit. So most of the existing fault
testing protocols [3, 5, 8, 11], except [9] have deterministic nature and are valid in the domain of classical fault testing
only. But advantage of quantum computing becomes prominent only when we use superposition gates like Hadamard
gate whereas hardly any effort has been made so far to include these gates in the fault testing protocols. Further it is
shown by Ito et al [12] that given a reversible circuit C, it is NP-hard to generate a minimum complete test set for stuck
at faults on the set of wires of C. These facts have motivated us to aim to obtain an efficient algorithm for fault testing
and generation of test set for quantum circuits. Our effort in that direction yield several interesting characteristics of
quantum fault. As expected the distinguishing nature of quantum fault are only when we consider probabilistic gates and
superposition states in qubit line are considered. The fault testing models [8, 10, 13] studied so far are deterministic (D)
but in quantum circuits containing superposition gates the notion of determinism fails. To be precise if probabilistic gate
1This gate library has NOT, CNOT and Toffoli gates. All these gates can also be achieved in the domain of reversible classical computing.
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like Hadamard gate is taken then the classical notion of test vector fails. This has recently been realized by Perkowski
[9] and a new notion of probabilistic test generation have been introduced by them [9]. Present work follows independent
approach and reports several new and distinguishing features of quantum fault and provides a general methodology for
detection quantum fault.
To understand the basic nature of quantum fault, let us consider a Hadamard gate which maps |0〉 to 1√
2
|0〉+ 1√
2
|1〉
and |1〉 to 1√
2
|0〉− 1√
2
|1〉. Now if we consider |x〉 as test vector and get |x¯〉 in the output then we know that the gate exist
but there is 50% probability of getting |x〉 in the output and in that case we shall not be able to conclude anything about
the missing gate fault. Increase in number of trial will increase the probability of detecting missing gate fault and after n
trials the probability of getting a missing Hadamard fault will be 1− 12n . As the probability reduces to unity if an only if
n =∞, therefore we can conclude that it is impossible to design a test vector which can always deterministically identify
a missing Hadamard gate. The conclusion remains valid for every superposition gates and it is even valid if we do not
work in the computational basis (i.e. even if you change the measurement bases). In case of Hadamard gate |0〉 and |1〉are
equally good test vectors but if we consider a 1 qubit gate G1 =
(
a11 a21
a31 a41
)
in general then the probability of success
of detecting a missing gate fault after n measurements by using |0〉 as test vector is 1− |a11|2n and the same with |1〉 as
test vector is 1−|a31|2n. Consequently, both |0〉 and |1〉 can work as test vector but if |a11| > |a31| then |1〉 is a better test
vector and if |a31| > |a11| then |0〉 is a better test vector. In general if we consider a generalized n qubit quantum gate
Gn which maps states |i〉 (where i varies from 0 to 2n − 1) as Gn|i〉 =
∑2n−1
j=0 gij |j〉 then we have to compare all 2n − 1
values gii and find out the lowest value among that. The state |i〉 corresponding to the lowest value of gii will provide
the best probabilistic test vector. Further we would like to note that in contrary to the classical stuck at fault2 number
of possible stuck at fault in quantum circuit is infinite as a qubit line can stuck at α |0〉+ β |1〉 ∀α,β,C : ∣∣α2∣∣+ ∣∣β2∣∣ = 1.
Practically, in a finite size circuit we do not need to consider all such stuck at faults but number of stuck at fault models
will not remain restricted to two.
In next section we have provided an algorithm to generate test vectors for quantum circuit. We have also considered
some specific circuits as examples to find different test vectors for the same and in the end we have obtained the time
complexity of the algorithm presented here. Section 3 is dedicated for conclusions.
2 Methodology for detection of fault
The proposed fault testing algorithm can be logically divided into two parts. In first part we find the total circuit matrix
and in second part we find the Test vector for quantum circuit. It will comprise of two qubit and one qubit gates and n
qubit lines and is at present computable for m gates.
1. First let us consider an arbitrary quantum circuit having n qubit lines and m gates. The matrix of each gate is
expressed by a 2n × 2n matrix. This is easy because we just need to take tensor product with identity operator
for all those qubit lines which are not addressed by particular gate. For example, if we consider a quantum circuit
having three qubit lines and if the first gate (a NOT gate) is in second qubit line then the matrix of this gate will
be I ⊗ NOT ⊗ I. After this simple matrix product of all m matrices (corresponding to m gates) are obtained in
sequence to obtain a 2n × 2n matrix which is equivalent to the total circuit.
2. In second part we find the matrices with all possible single and multiple missing gate faults and relevant stuck at
faults and compare them with the circuit matrix with no faults. If any row of faulty circuit does not match with the
resultant circuit matrix then the corresponding input vector becomes the test vector. Test vector are not unique in
case we obtain more than one test vector we can follow the approach discussed in introduction in relation with the
missing gate fault of a generalized n qubit gate Gn. Further we would like to note that if a particular test vector
appears for all faults then it will comprise the test set. Otherwise, an optimized set of test vectors will comprise the
test set. But in this optimization process more importance should be given on the success rate than the order of the
test set. To be precise, one should choose all the test vectors which have highest possible success rate. In case two
vectors have same success rate (which is higher than all other possible test vectors) in detecting a fault then both
are initially kept in the list and then it is found how many other faults each of these vectors can detect. The one
which detects more faults get selected and become an element of the test set.
The algorithm discussed above can be clearly visualized through the following Fig. 1.
2.0.1 Specific examples
Consider an EPR circuit of 2 qubit lines consisting of a NOT gate in first qubit line and a CNOT gate with target in
second qubit line. The circuit is shown in Fig. 2(a). This circuit is a key component in teleportation and all the other
cases where entanglement generation is required. The total circuit matrix is given by B where
2which are of only two types, namely stuck at 0 and stuck at 1
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B = B0.B1.B2 =

0 0 0 1
0 0 1 0
1 0 0 0
0 1 0 0

B0 is the Identity matrix
B1 is the matrix of first gate tensor product with Identity
B2 is the matrix of second gate
If first gate is missing, then the faulty circuit matrix will be equivalent to B2 =

1 0 0 0
0 1 0 0
0 0 0 1
0 0 1 0
 and we note that
all the rows of B2 matrix and B are different, consequently all input vectors can detect the fault and if second gate is
missing then the faulty circuit matrix will be equivalent to B1 =

0 0 1 0
0 0 0 1
1 0 0 0
0 1 0 0
 and we note that the last two rows
are identical and thus |00〉 and |01〉 can only detect the fault. Now if all the gates are missing then again all the rows of
B0 =

1 0 0 0
0 1 0 0
0 0 1 0
0 0 0 1
 matrix and B are not identical and all input vectors can detect the fault. Thus we find that |00〉
and |01〉can detect all the missing gate faults.
Consider another circuit of 2 qubit line as showm in Fig. 2(b) consisting of a CNOT gate with target in second qubit
line and another CNOT gate with its target on first qubit line.
B0 = I ⊗ I=

1 0 0 0
0 1 0 0
0 0 1 0
0 0 0 1
, B1 =

1 0 0 0
0 1 0 0
0 0 0 1
0 0 1 0
, B2 =

1 0 0 0
0 0 0 1
0 0 1 0
0 1 0 0

Thus total circuit matrix
B = B0.B1.B2 =

1 0 0 0
0 0 0 1
0 1 0 0
0 0 1 0

If first gate is missing, then the faulty circuit matrix will be equivalent to B2 and we note that first and second rows
of B2 matrix and B are identical and thus |10〉 and |11〉 input vectors can detect the fault and if second gate is missing
then the faulty circuit matrix will be equivalent to B1 and we note that the second and third rows are identical and thus
|01〉 and |10〉 can detect the fault. Now if all the gates are missing then as we can see that only first row is identical with
circuit matrix and thus |01〉 , |10〉 and |11〉 input vectors can detect the fault. Thus we find that |10〉 can detect all the
missing gate faults. A set of other examples for single missing gate fault (SMF) and multiple missing gate fault (MMF)
with their test vectors and the nature of fault which is probabilistic (P) or deterministic (D) is given in Table I. For large
circuits as in [4] we divide it into smaller sub circuits and find test vectors for each sub circuit. This is shown in Table II.
2.1 Time complexity of the fault detection algorithm
The first step require m22n multiplications to obtain m matrices of 2n× 2n dimension which corresponds to m gates. The
next step to obtain the resultant matrix require (m − 1)23n multiplications and (m − 1)22n additions. Thus it requires
O (m23n) steps to obtain the equivalent matrix of the circuit similarly, it requires the same number of steps to find fault
matrices corresponding to each fault. So if we wish to check p faults it requires O (pm23n) steps to construct all the
matrices. Now in order to compare the matrices we require p×22n steps in the worst case. Thus the total time complexity
is O (pm23n). As it has a linear relation with the number of fault to be considered and the total number of stuck at fault
is infinite so we can not detect all faults in finite time but the methodology will work for all practical purposes where the
number of faults of practical interest is finite because of the physical restrictions.
3 Conclusions
We have followed an independent approach for generation of test set for quantum circuits and have reported several new
and distinguishing features of quantum fault. We have seen that for a quantum gate the classical notion of test vector fails
and theoretically it is impossible to determine a test set for hadamard gate. Further we have observed that in contrary
to the classical stuck at fault the number of possible stuck at fault, in quantum circuit is infinite as the qubit line can be
stuck at α |0〉+ β |1〉 ∀α,β,C : ∣∣α2∣∣+ ∣∣β2∣∣ = 1. It is also observed that the test set for quantum circuit, for stuck at fault,
is different from that of missing gate fault. For an odd number of repeated gate fault for an optimized circuit is equivalent
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to a missing gate fault. In case of an even number it will not be detected. It has been shown that the quantum faults
are infinite in number and many of them cannot be detected deterministically. Above observations suggested that the
systematic procedure for generation of quantum test set is would be different from the classical procedure. A methodology
of generation of test set for quantum circuit is prescribed here. Only few simple examples have been discussed here but
since the algorithm is robust and valid for any quantum or reversible circuits, following the same methodology, in future
test vectors for other useful circuits (existing and new) can be presented. Further, attempt to reduce the complexity of
the method can be made in future.
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Figure 1: Flowchart showing an algorithm for detection of fault in a quantum circuit
Figure 2: Circuits for finding test vectors
Figure 3: Table I: Test vectors for different quantum circuit
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Figure 4: Circuit for non-destructive generalized orthonormal qudit Bell state discriminator
Figure 5: Table II: Test vectors for non-destructive generalized orthonormal qudit Bell state discriminator circuit.
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